1. Introduction {#sec1-sensors-18-01789}
===============

Recent decades have witnessed considerable progress in the use of X-ray imaging and spectroscopy to enhance our understanding of the complexities of the universe, such as new insights into black holes, supernova remnants, and the evolution of stars through cosmic time of galaxies \[[@B1-sensors-18-01789]\]. X-ray detectors are considered to be fundamental and key components to any space missions. High energy astrophysics requires a detector with wide pass-band spectral response and high hit position pixel readout time.

Most astronomical satellites employ charge-coupled device (CCD) detectors for X-ray imaging (e.g., Swift's X-ray telescope, Chandra's advanced CCDs imaging spectrometer, Suzaku's X-ray imaging spectrometer, XMM-Newton's European photon imaging camera) \[[@B2-sensors-18-01789],[@B3-sensors-18-01789]\]. A CCD X-ray detector offers good spatial resolution for large format devices with wide field of views and has very linear behavior over the range of incident energy \[[@B4-sensors-18-01789]\]. The CCD detector technology for space has reached its maturity with a near fano-limited energy resolution, high quantum efficiency, and low readout noise. However, at high event count rates, CCDs with large array are limited in their ability to measure X-rays accurately. Due to the photon pile-up effect, multiple X-ray events can occur at the same pixel, thus limiting the energy resolution and other electro-optical performance. Detecting the target hit pixel with an X-ray event facilitates fast readout with no pile-up. An active pixel sensor (APS) which has an amplifier in each pixel and each column provides the opportunity for window readout and also requires much lower bandwidth per amplifier. The APS is also less sensitive to radiation damage as the generated charge travels less than 200 µm within the detector substrate, unlike CCDs where the charge travels multiple centimeters.

To exploit the APS performance reaching almost similar to, if not better than, CCD detectors and with the added performance benefit, rapid worldwide research development for replacing future X-ray imagers using the aspects of APS technology is currently ongoing. The most recent hybrid APS CMOS detector (H2RG) developed at Pennsylvania State University with Teledyne Imaging Sensors has demonstrated an energy resolution of 156 eV at 5.9 keV \[[@B5-sensors-18-01789]\]. Another hybrid detector from MIT Lincoln Laboratory uses 3-D integration of silicon diode array with CMOS readout circuitry on a separate silicon-on-insulator (SOI) wafer \[[@B6-sensors-18-01789]\]. Hybrid sensors allow for design flexibility to optimize the detector and readout circuitry separately. However, crosstalk between adjacent pixels due to inter-pixel capacitance caused by extra bonding (bond bonding or 3-D via) required between a detector and readout circuits has shown to adversely affect the overall detector performance and necessitate mathematical or circuit complication to minimize the effect. Additionally, MPI Semiconductor Laboratory has demonstrated the DEPFET monolithic pixel detector for high energy particle imaging \[[@B7-sensors-18-01789]\]. Another monolithic detector optimized for X-ray detection is being developed at the Smithsonian Astrophysical Observatory with SRI/Sarnoff \[[@B8-sensors-18-01789]\]. These monolithic X-ray detectors have shown low noise performance. However, these monolithic pixel detectors are optimized for different applications, resulting in a tradeoff between depletion depth (10 μm in Sarnoff) and pixel size (\~70--100 μm in MPI DEPFET) for the optimal detector performance \[[@B4-sensors-18-01789]\].

Authors are developing an X-ray detector called XRPIX using an SOI-based monolithic pixel detector (SOIPIX) technology led by high energy accelerator research organization, KEK in collaboration with Lapis semiconductor co. ltd \[[@B9-sensors-18-01789],[@B10-sensors-18-01789],[@B11-sensors-18-01789]\]. The SOIPIX leverages the advantages of monolithic pixel detectors with high-resistivity silicon substrate used as a detector and SOI CMOS readout circuits implemented on thick insulating oxide layer. Both the SOI circuit and detector can be optimized independently for achieving the best performance for low-noise wide-dynamic-range X-ray detection. The fully depleted thick sensing region of the handle substrate is suitable for a wide range of high energy imaging \[[@B3-sensors-18-01789],[@B4-sensors-18-01789]\] and on-chip integration of very fast low-noise readout circuits is used for high throughput.

Several productions of the XRPIX series and tests of their performance have been reported \[[@B11-sensors-18-01789],[@B12-sensors-18-01789],[@B13-sensors-18-01789],[@B14-sensors-18-01789],[@B15-sensors-18-01789],[@B16-sensors-18-01789],[@B17-sensors-18-01789]\]. We have achieved improved spectroscopic performance using in-pixel charge sensitive amplifier (CSA). In Ref. \[[@B16-sensors-18-01789]\], pixels with the CSA demonstrated an energy resolution of 5.4% FWHM at 5.9 keV with readout noise of 35 e^−^ rms. In Ref. \[[@B17-sensors-18-01789]\], we have introduced an SOI pixel detector using pinned depleted diode (SOIPIX-PDD) structure. The X-ray spectrum and noise performance are greatly improved by using the PDD structure underneath the SOI circuits. In this paper, we present a SOIPIX-PDD-based pixel using dual-gain amplification using two feedback capacitors in a CSA for realizing very high (\>150 μV/e^−^) and moderate (\~50 μV/e^−^) conversion gains and resulting low-noise and wide-dynamic-range detection. A system-noise reduction technique is also introduced to further reducing the noise below our target requirement (\<10 e^−^ rms) and very-low readout noise is achieved at high conversion gain. Evaluation results from ^55^Fe and ^241^Am X-ray sources using the SOIPIX-PDD based dual-gain CSA pixel with improved X-ray spectroscopic performance are discussed.

2. SOIPIX-PDD {#sec2-sensors-18-01789}
=============

The SOI pixel technology allows us to incorporate a highly sensitive, high speed, low capacitance detector and CMOS circuits in a single chip. [Figure 1](#sensors-18-01789-f001){ref-type="fig"} shows the SOIPIX-PDD along with layout pattern for multi-well structure. Fabrication of SOIPIX-PDD follows the conventional SOI process to form the top SOI CMOS circuit. Buried oxide (BOX) is then opened to implant the p^+^ and n^+^ dopant in the detector substrate. Also, the contact is formed through BOX \[[@B10-sensors-18-01789]\]. Then, a special backend process is implemented to create the nested well-structure for SOIPIX-PDD. The designed prototype chip has pixel size of 40 µm × 40 µm. The proposed detector uses high-resistivity substrate (\>25 kΩcm) with a thick depletion layer of 200 μm for achieving high quantum efficiency for the detection of high energy X-rays (e.g., \>10 keV) \[[@B18-sensors-18-01789],[@B19-sensors-18-01789]\]. Also, the SOIPIX-PDD structure is used for low-noise and high charge collection efficiency \[[@B17-sensors-18-01789]\].

High negative voltage is applied at the backside of the detector to fully deplete the substrate. The fully-depleted region, except for the charge detector (n^+^), creates a very low node capacitance. A low capacitance at the charge-detector node is required to obtain low readout noise \[[@B17-sensors-18-01789]\]. In a previous structure \[[@B16-sensors-18-01789]\], applying a very high backside voltage adversely affected the CMOS circuit performance with a threshold voltage (V~th~) shift and crosstalk between the sensing node and SOI CMOS circuits, termed as the back-gate effect. The BPW1 is introduced under the thick oxide to isolate the charge detector and top SOI circuit \[[@B10-sensors-18-01789]\]. Pinning the surface to a fixed potential eliminates the V~th~ shift \[[@B17-sensors-18-01789]\]. Any changes in the detector substrate will not affect circuit performance. Also, it reduces dark current generation by filling the interface traps with relatively high-density holes of the BPW1 at the Si surface. The nested n-well (BNW1, BNW2, and BNW3) structure forms a lateral electric field.

The potential profile simulation of the 40 µm × 40 µm pixel detector along horizontal cross-sections X~1~-X~1′~ and X~2~-X~2′~ are shown in [Figure 2](#sensors-18-01789-f002){ref-type="fig"} to compare the advantage of a nested multiple-well structure of SOIPIX-PDD. X~2~-X~2′~ is a horizontal cross-section near the detector just under BOX layer and X~1~-X~1′~ is at a depth of Z = 0--10 μm. [Figure 2](#sensors-18-01789-f002){ref-type="fig"}a shows the lateral electric field with SOIPIX-PDD without BNW2 and BPW2 wells. The shape of the potential profile at X~1~-X~1′~ indicates that the charge collection area is small which reduces the charge collection efficiency. By using BNW2 and BPW2 wells, a lateral electric field is created to increase the speed and area for charge collection. The step-wise lateral electric fields created by each well are indicated in [Figure 2](#sensors-18-01789-f002){ref-type="fig"}b. The lateral electric field is used for providing a fast and easy path for the charge to be collected at the detector node. It helps in increasing the charge collection efficiency near the surface.

The simulated potential profile plot along *X* and *Z*-coordinates of SOIPIX-PDD near the surface (Z = 0 to 10 μm) is shown in [Figure 3](#sensors-18-01789-f003){ref-type="fig"}. Node voltage of 2.5 V at n^+^ and BPW1 pinned potential of −4 V is applied. The step-wise graded electric filed created near the surface of the detector isolates each pixel charge collection area. Charges generated in the detector substrate are accelerated faster towards sense node assisted by a vertical and a lateral electric field. With this profile, all the charges generated at the arbitrary position in the pixel will be successfully collected into the charge detector. In the event of X-ray absorption between two pixels, each pixel may share the part of the total generated charge. Collected charges from each pixel should be considered in the case multi-pixel X-ray hit event. The statistical noise from two or more pixels may degrade the X-ray spectrum. In this paper, an X-ray passing via two or more neighboring pixels is excluded and only single pixels with X-ray hits are considered in X-ray spectra analysis for an accurate measurement of detector performance.

In order to confirm the potential path of generated charge, electrons are randomly placed in 3D space at (X, Y, Z) = (1, 1, 190), (18, 18, 195), (24, 18, 20), (25, 25, 190), (30, 30, 190) and a hole is placed at (12, 18, 5). As shown in the equipotential plot and carrier movement of [Figure 4](#sensors-18-01789-f004){ref-type="fig"}, electrons generated within the detector substrate are pushed towards the detector node (n^+^) and holes drift to the backside of the detector. [Figure 4](#sensors-18-01789-f004){ref-type="fig"}a shows the charge path within a substrate depth of 0 to 200 μm and [Figure 4](#sensors-18-01789-f004){ref-type="fig"}b is a zoomed view within depth of 0 to 10 μm.

3. Dual-Gain Pixel with a Charge Sensitive Amplifier {#sec3-sensors-18-01789}
====================================================

The design of pixel circuits is very important for realizing a low-noise and wide dynamic range detector. We have developed a pixel circuit with the dual-gain charge sensitive amplifier (CSA). [Figure 5](#sensors-18-01789-f005){ref-type="fig"} shows a unit pixel with the CSA and selective feedback capacitors (C~FB~: C~1~ and C~2~) for the dual in-pixel gain. [Figure 6](#sensors-18-01789-f006){ref-type="fig"}a,b shows the internal amplifier used in the CSA and its gain characteristics to output voltage (V~x~). With this simple circuit topology, an open-loop DC gain of over 40 dB for the operating range of 0.7 V to 2.8 V (voltage swing of 2.1 V) is obtained.

Two different configurations are possible for the selection of feedback capacitors C~1~ (0.5 fF) and C~2~ (1.5 fF) using the switch Φ~G~ to realize two selectable conversion gains (G~C~s). The conversion gains for two cases of [Figure 7](#sensors-18-01789-f007){ref-type="fig"}a,b are given by:

Case 1: Φ~G~ = 1

$${~G_{C1} = ~\frac{G_{AMP}.q}{C_{t} + ~(C_{1} + C_{2}).G_{AMP}}}{\approx ~\frac{q}{C_{1} + C_{2}}~\left( {For,~G_{AMP} \gg 1} \right),}$$

Case 2: Φ~G~ = 0

$${~G_{C2} = ~\frac{G_{AMP}.q}{C_{t} + ~(C_{1}).G_{AMP} + C_{2}}}{\approx ~\frac{q}{C_{1}}~\left( {For,~G_{AMP} \gg 1} \right),}$$ and where, *G~AMP~* is the open loop DC gain of the CSA, *q* is the elementary charge (≈1.602 × 10^−19^) in coulomb, *C~t~* is the total parasitic capacitance at the input of the charge amplifier which includes the PDD detector capacitance (C~D~) and the input capacitance of the internal amplifier (C~i~). As shown in Equations (1) and (2), the conversion gain of the pixel can be solely determined by C~FB~ for the given configuration if *G~AMP~* is large enough. By using C~1~ = 0.5 fF and C~2~ = 1.5 fF, the expected conversion gains are *G~C~*~1~ of 80 μV/e^−^ and *G~C~*~2~ of 320 μV/e^−^. In the actual implementation, due to the parasitic capacitances and the attenuation in the overall readout signal pass consisting of the pixel, column circuits and output buffers, the actual conversion gains are smaller than these ideal values, but sufficiently large conversion gains of *G~C~*~1~ \> 50 μV/e^−^ and *G~C~*~2~ \> 150 μV/e^−^ are expected.

The operating point of the input of the CSA, *V~i~*\* is set to a relatively high voltage for biasing high reversed voltage to the pn-junction diode between BPW1 and the n^+^ node.

By using a PMOS input transistor as shown in [Figure 6](#sensors-18-01789-f006){ref-type="fig"}a, the input biasing voltage (*V~i~*\*), which is determined by the voltage when the CSA is reset by turning the RT on, is given by $$V_{i}^{\ast} = V_{DD} - \left| V_{od} \right| - \left| V_{TH,P} \right|$$ and where *V~DD~* is the supply voltage and *V~od~* and *V~TH,P~* are the overdrive voltage and threshold voltage of the PMOS input transistor, respectively. If the supply voltage (*V~DD~*) is 3.3 V, the overdrive voltage (*V~od~*) is 0.15 V and the threshold voltage of PMOS (*V~TH,P~*) is −0.5 V, the input biasing voltage *V~i~*\* will be 2.65 V.

The designed amplifier has its linear operating region from 0.7 V to 2.8 V with high DC gain (\>100) as shown in [Figure 6](#sensors-18-01789-f006){ref-type="fig"}b, but the actual available dynamic range depends on the initial output voltage before charge detection. The CSA output voltage increases upon charge detection and stores the charge in C~FB~ because the signal detected at the detector node is electron charge carrier.

In order to insure the wide operating range of the CSA, the initial output voltage should be set at a level as low as possible (but higher than the lowest linear level of 0.7 V). To do this, a technique using the charge injection from the PMOS reset transistor to bring the voltage at V~X~ node to the desired lower level is proposed. A charge injection model during reset is shown in [Figure 8](#sensors-18-01789-f008){ref-type="fig"}. As charge injection is the dominant factor determining the output voltage of the CSA, the charge sharing due to clock feedthrough in the reset switch is ignored. Voltage at the gate of reset transistor is changed from *V~L_RST~* to *V~DD~* after reset. Half of the generated charge (∆*Q~C~*) from the reset transistor is injected back to the input node. Charge injection from the reset transistor can be controlled by using a proper size (*L*, *W*) and applied gate voltage to the reset transistor and is given by $${\Delta Q_{C} = ~\frac{1}{2}C_{OX}WL\left( {\left| V_{GS} \right| - \left| V_{TH,P} \right|} \right)}{= \frac{1}{2}C_{OX}WL\left( {V_{i}^{\ast} - V_{L\_ RST} - \left| V_{TH,P} \right|} \right)~}$$ where *C~OX~* is the unit gate capacitance per area of the reset transistor. With this level shifting technique, the initial output voltage after reset, *V~x~*\* is given by $$~V_{x}^{\ast} = V_{i}^{\ast} - \Delta Q_{C}/C_{FB}$$

With the parameters of *C~OX~WL* = 3.6 fF, *C~FB~* = 2 fF, *V~L_RST~* = 0 V, *V~TH,P~* = −0.5 V, and *V~i~*\* = 2.65 V, for instance, *V~x~*\* can be set at 0.715 V.

The pixel level timing diagram shown in [Figure 9](#sensors-18-01789-f009){ref-type="fig"} is used in conjunction with readout operation. An individual pixel has a signal processing unit for dual-gain selection and an event detection unit with an in-pixel comparator for event triggered operation. Both low and high gain reset levels are sampled during the reset phase. The pixel can be operated in frame readout or event readout mode. In event readout mode, arrival of X-ray energy greater than the minimum detectable energy is detected by scanning a signal from the event triggered (in-pixel comparator circuit) and scanning circuit (event scanner). Classification of the X-ray into low and high energy levels is done at the trigger circuit and is used for the selection of in-pixel gain. In frame readout mode, a predetermined gain is applied to the input X-ray energy. Signals are sampled with 1 ms accumulation time for both low and high gain. In this paper, we present the results with frame readout mode for characterizing the detector's basic performance.

[Figure 10](#sensors-18-01789-f010){ref-type="fig"} shows the designed sensor's architecture. Four-bit row and column decoders are used to access an individual pixel. The readout circuit consists of the column amplifier with programmable gain (PGA), the sample and hold circuit (S&H) for correlated double sampling (CDS), and the output unity gain buffer amplifier (UGA).

4. Low-Noise Design and System-Noise Reduction {#sec4-sensors-18-01789}
==============================================

Low-noise performance is important for any future X-ray satellite missions. Continued innovation in the detector and circuit design is crucial to improve the noise performance for better X-ray spectroscopy. Introduction of the CSA pixel circuit with dual-gain pixels is used to achieve the target requirement noise level (\<10 e^−^ rms) and a higher dynamic range.

The main sources of the noise in the pixel circuit are from the internal in-pixel charge amplifier and the noise from the system coming from the power lines. [Figure 11](#sensors-18-01789-f011){ref-type="fig"}a shows the noise source in the CSA pixel circuit. The noise of the designed pixel, *N~n~*, expressed as the equivalent number of electrons is given by $$N_{n} = ~\frac{\sqrt{2}}{G_{C}}~\sqrt{\left( {1 + \frac{C_{D} + C_{FB} + C_{i}}{C_{FB}}} \right)^{2}\overline{V_{n,CSA}^{2}} + \left( \frac{C_{BPW}}{C_{FB}} \right)^{2}\overline{V_{n,BPW}^{2}} + \left( \frac{C_{BB}}{C_{FB}} \right)^{2}\overline{V_{n,BB}^{2}}~ + \frac{1}{PSRR^{2}}\left( {\overline{V_{n,VDD}^{2}} + \overline{V_{n,VSS}^{2}}} \right)}$$ where, $\overline{V_{n,CSA}^{2}}$ is mean square noise from the internal amplifier, $\overline{V_{n,BPW}^{2}}$ is the mean square noise coupled by large buried p-well in the surface, $\overline{V_{n,BB}^{2}}~$ is the mean square noise from the back-gate voltage, $\overline{V_{n,VDD}^{2}}$ and $\overline{V_{n,VSS}^{2}}~$ are the mean square system-noise from the supply voltages of the power lines, and *PSRR* is the power-supply rejection ratio of the CSA. Assuming the CSA is designed to have high PSRR, and the capacitance, C~BB~, is very small because of very high reversed bias, the noises coming from these sources ($\overline{V_{n,BB}^{2}},~\overline{V_{n,VDD}^{2}},~\overline{V_{n,VSS}^{2}}$) are ignored in our analysis. $\overline{V_{n,BPW}^{2}}$ is due to capacitive coupling at the detector node by a large BPW near the detector sense node. This system-noise becomes critical when using in-pixel CSA, as the noise coupled at the sense node will be increased by the equivalent gain factor (*C~BPW~/C~FB~*) of the charge amplifier. [Figure 11](#sensors-18-01789-f011){ref-type="fig"}b shows the small signal noise model for the CSA pixel circuit, showing the noise generated by the internal amplifier and BPW1 and thus Equation (6) can be simplified as $$~N_{n} \approx ~\frac{\sqrt{2}}{G_{C}}~\sqrt{\left( {1 + \frac{C_{D} + C_{FB} + C_{i}}{C_{FB}}} \right)^{2}\overline{V_{n,CSA}^{2}} + \left( \frac{C_{BPW}}{C_{FB}} \right)^{2}\overline{V_{n,BPW}^{2}}~}~$$

If the system-noise from BPW1 can be sufficiently reduced, the noise only from the amplifier dominated by thermal and flicker noise of the transistors in the amplifier \[[@B17-sensors-18-01789]\] can be approximately expressed as $$N_{n,CSA} = ~\frac{\sqrt{2}}{G_{C}}~\sqrt{\left( \frac{C_{FB} + C_{D} + C_{i}}{C_{FB}} \right)\frac{\xi_{A}k_{B}T}{C_{S}} + \left( \frac{C_{FB} + C_{D} + C_{i}}{C_{FB}} \right)^{2}N_{f}\left\lbrack {\varepsilon + ln\left\{ {\left( \frac{C_{FB} + C_{D} + C_{i}}{C_{FB}} \right)\frac{C_{S}T_{CDS}}{g_{m}}} \right\}} \right\rbrack~}$$ where, $\xi_{A}$ is the excess thermal noise factor of the amplifier, $k_{B}$ is the Boltzmann constant, *T* is the temperature in Kelvin, $N_{f}$ is the flicker noise coefficient and $g_{m}$ is the transconductance of the input transistor of the amplifier, $\varepsilon$ is the Euler's constant, and $T_{CDS}$ is the time difference between two samples in the correlated double sampling operation for the reset noise cancellation. The mean square noise from the amplifier ($\overline{V_{n,CSA}^{2}}$) is calculated as 5.7 e^−^ rms and 3.5 e^−^ rms for C~FB~ 2 fF and 0.5 fF, respectively \[[@B20-sensors-18-01789]\]. The influence of system-noise increases the overall noise of the sensor. We can decrease the effect of the system-noise from each pixel if they are correlated. Since reset and signal sampling are done using a global signal and stored at in-pixel local sampling capacitors; correlated system level noise can be minimized by canceling the common noise level from individual pixels. Each pixel noise can be divided into readout noise (varies from pixel to pixel) and correlated system-noise (common to all the pixels).

A hypothetical random noise from all pixels (1 to N) is shown in [Figure 12](#sensors-18-01789-f012){ref-type="fig"} for the illustration of system-noise reduction. P~N~ (N = 1 to 96 (the total number of pixels)) is a pixel value after CDS and dark current offset correction. System-noise with relatively lower frequency components is assumed to be superimposed in all the pixels. Since the system-noise must be common for all the pixels, the noise component can be estimated by averaging over the pixels which does not receive signals or calculating the mean value of such pixels. The final pixel value (*Y~K~*(*i*)) for each frame (*K*) is calculated by subtracting the mean value of remaining pixels from the pixel of interest, i.e., it is given by Equation (9). The new system-noise reduced pixel value (*Y~K~*(*i*)) will have a smaller noise level compared to P~K~, as shown in [Figure 12](#sensors-18-01789-f012){ref-type="fig"}. The final rms noise with minimized system-noise containing mainly noise from the amplifier and pinned BPW is estimated using the mean and standard deviation given by Equations (10) and (11), respectively.

$$Y_{K}\left( i \right) = P_{K}\left( i \right) - \frac{1}{N - 1}\sum\limits_{j = 1}^{N}P_{K}\left( j \right)~$$ $$\overline{Y_{K_{N}}} = ~\frac{1}{M}\sum\limits_{i = 1}^{N}Y_{K_{N}}\left( i \right)~$$ $$\sigma_{N_{x}} = \sqrt{\frac{1}{M - 1}\sum\limits_{i = 1}^{M}\left( {Y_{K_{N}}\left( i \right) - \overline{Y_{K_{N}}}} \right)^{2}}$$

Here, *N* is the number of pixels and *M* is the number of frames.

5. Results and Discussion {#sec5-sensors-18-01789}
=========================

The chip micrograph image of an experimental 16 × 16 SOIPIX-PDD detector is presented in [Figure 13](#sensors-18-01789-f013){ref-type="fig"}. The designed prototype chip has an effective number of 16 × 6 (out of 16 × 16) CSA-type pixel array with 40 μm pixel pitch. For measurement, the chip is mounted on an evaluation board with off-chip 14 bit ADC (AD9240) and FPGA (ALTERA Cyclone III).

5.1. Linearity and Conversion Gain {#sec5dot1-sensors-18-01789}
----------------------------------

Gain can be selected using in-pixel C~FB~ configuration ([Figure 7](#sensors-18-01789-f007){ref-type="fig"}). The output responses for two different gains with C~FB~ 2 fF (low gain) and 0.5 fF (high gain) are shown in [Figure 14](#sensors-18-01789-f014){ref-type="fig"}. Output of the pixel for both low and high gains are linear with the input light intensity up to 0.6 V and 0.8 V, respectively.

The conversion gain (G~C~) for low- and high-gain settings is measured with the photon transfer curve plot with signal and noise (shot noise) obtained at different light intensity. [Figure 15](#sensors-18-01789-f015){ref-type="fig"}a,b shows the G~C~s of 52 µV/e^−^ and 187 µV/e^−^ measured for C~FB~ of 2 fF and 0.5 fF, respectively. This allows the designed sensor to detect X-ray energy up to 42 keV (0.6 V at 52 μV/e^−^) at low-gain setting and 15.6 keV (0.8 V at 187 μV/e^−^) at high-gain setting. The gain with 0.5 fF is 3.6 times greater than that with 2 fF. This ratio is smaller than our expected design value which may be due to an increase in the parasitic capacitance. The signal-to-noise ratio (SNR) of the circuit can be improved by using the high-gain setting for the incoming signal.

5.2. Dark Current Measurement {#sec5dot2-sensors-18-01789}
-----------------------------

The temperature dependence of dark currents is shown as an Arrhenius plot in [Figure 16](#sensors-18-01789-f016){ref-type="fig"}. The slope of the extrapolated dashed line for the average dark current represents the activation energy of half the band-gap energy of silicon (0.56 eV). Dark current of conventional SOIPIX \[[@B11-sensors-18-01789]\] is also plotted alongside for comparison. The average dark current of the SOIPIX-PDD detector is 100 times lower than the conventional SOIPIX at 20 °C because of the pinned depleted diode structure. A reduced dark current density of 44.8 pA/cm^2^ is observed at −30 °C.

5.3. X-ray Spectroscopic Performance {#sec5dot3-sensors-18-01789}
------------------------------------

^55^Fe and ^241^Am radioisotope materials are used in our experiment for the characterization of the chip. Our experiment is conducted at a controlled temperature of −30 °C with a back-gate voltage of −60 V. An off-chip 14 bit A/D converter with analog output range of 2 V peak-peak is used. One analog to digital conversion unit (ADU) corresponds to 122 μV. X-ray events are measured using frame readout mode. X-rays that pass through two or more pixels are excluded and only a primary (central) pixel within 3 × 3 arrays with single X-ray events having a local maximum above the split threshold energy is retained for the analysis. The equivalent energy of the incident X-ray photon is estimated using the conversion gain (*G~C~*) and the ionization energy of Si (*ω* = 3.65 eV/e^−^) and is given by Equation (12). Energy resolution is estimated by fitting the peak of the obtained spectra with a Gaussian distribution. The standard deviation (*σ*) obtained from a Gaussian fit at the interest peak energy (E) is used to evaluate the full width half maximum (*FWHM*) and the energy resolution, and is given by Equations (13) and (14), respectively.

$$Energy~\left( {eV} \right) = ~\frac{Output~\left( {ADU} \right)~ \times 122~\mu V}{G_{C}}\omega~$$ $$FWHM~\left( {\Delta E} \right) = ~2\sqrt{2ln2}\sigma~$$ $$Energy~Resolution = \frac{\Delta E}{E} \times 100\%~$$

X-ray spectra are obtained from ^55^Fe using low- and high-gain settings. The ^55^Fe source has two characteristic peaks at 5.9 keV and 6.4 keV produced by Mn-K~α~ and Mn-K~β~ lines. For the spectrum obtained with a low-gain setting in [Figure 17](#sensors-18-01789-f017){ref-type="fig"}a, the Mn-K~α~ peak is obtained at 687 ADU, corresponding to 5.9 keV with G~C~ nearly equal to 51.8 μV/e^−^. Energy resolution is improved by the reduction of the overall noise using the system-noise reduction technique. As shown in [Figure 17](#sensors-18-01789-f017){ref-type="fig"}a,b, the energy resolution is improved to 3.3% (195 eV FWHM) at the Mn-K~α~ line after system-noise reduction when compared to 4.1% (241 eV FWHM) before system-noise reduction.

The result of [Figure 17](#sensors-18-01789-f017){ref-type="fig"} contains the influence of pixel-to-pixel gain deviation. Purer spectra can be obtained if the pixel-to-pixel gain deviation is corrected. [Figure 18](#sensors-18-01789-f018){ref-type="fig"}a shows the conversion gains (μV/e^−^) for each pixel (except in the boundary elements). The spectrum of each pixel is evaluated using the X-ray source (^55^Fe) and individual pixel spectra were Gaussian fitted at the Mn-Kα line (5.9 keV) of ^55^Fe to evaluate the equivalent conversion gain. As shown in [Figure 18](#sensors-18-01789-f018){ref-type="fig"}a, each pixel within the 16 × 6 pixel array has deviation (standard deviation of 0.267 μV/e^−^) from the mean G~C~ value ($\overline{G_{C}}$ = 52.4 μV/e^−^). [Figure 18](#sensors-18-01789-f018){ref-type="fig"}b is the gain factor correction value for each pixel approximated using the ratio of mean value ($\overline{G_{C}}$ = 52.4 μV/e^−^) of gain to pixel gain. ^55^Fe spectrum after gain correction is plotted in [Figure 19](#sensors-18-01789-f019){ref-type="fig"}. The energy resolution is improved to 3.02% (178 eV FWHM) at 5.9 keV with G~C~ of 52.1 μV/e^−^ calculated at 691 ADU.

The spectral performance is further improved by applying the high-gain setting to the incoming signal. The ^55^Fe spectrum using the high-gain setting is shown in [Figure 20](#sensors-18-01789-f020){ref-type="fig"}. The system-noise reduction and gain correction are used. An Mn-K~α~ peak is obtained at 2516 ADU, corresponding to G~C~ of 186.8 μV/e^−^. Energy resolution is 2.89% (171 eV FWHM) at 5.9 keV.

X-ray spectra from ^241^Am measured using the low-gain setting are shown in [Figure 21](#sensors-18-01789-f021){ref-type="fig"}. The ^241^Am spectrum has four peaks (13.95 keV, 17.74 keV, 20.8 keV, and 26.3 keV) with the highest count rate at 13.95 keV (1635 ADU). A Gaussian fit near 13.95 keV is done for the estimation of energy resolution. The FWHM is 234 eV at centroid energy (E = 13.95 keV). Thus, the energy resolution corresponds to 1.67% at 13.95 keV.

[Figure 22](#sensors-18-01789-f022){ref-type="fig"} shows the pixel output for the equivalent incoming energy using low- and high-gain settings. Extrapolated lines for low-gain (52 μV/e^−^) and high-gain (187 μV/e^−^) determined by the shot-noise measurement of [Figure 15](#sensors-18-01789-f015){ref-type="fig"} agree well with the X-ray energy spectral peaks obtained from the output voltage peaks of ^55^Fe and ^241^Am sources.

5.4. Noise Analysis {#sec5dot4-sensors-18-01789}
-------------------

In order to estimate the readout noise, histograms at the pedestal are plotted as shown in [Figure 23](#sensors-18-01789-f023){ref-type="fig"}a,b for low- and high-gain settings, respectively. Histograms of the input-referred readout noise with and without the system-noise reduction technique at the pedestal peak with ^55^Fe are plotted. Gussian-fitted curves to the system-noise reduced data are also shown. Readout noise of 18.5 e^−^ rms is reduced to 11.7 e^−^ rms using the low-gain setting and the system-noise reduction technique. Noise is further reduced to 8.51 e^−^ rms using the high-gain setting at in-pixel CSA circuit gain configuration.

Noise comparison of the designed chip with our prior works of SOI-based X-ray detectors \[[@B12-sensors-18-01789],[@B16-sensors-18-01789],[@B17-sensors-18-01789]\] is shown in [Figure 24](#sensors-18-01789-f024){ref-type="fig"}. Readout noise decreases linearly as the conversion gain increases. Using the high-gain setting, we achieved a noise level better than our requirement. However, reduction in noise is limited to a level no better than the noise level extrapolated by our prior implantations. This may be due to residual system-noise which was minimized but not completely removed by the system-noise reduction technique. With our experiences from prior developments and further improvements in design, the SOI-based X-ray detector technology has a potential goal to reach an ultimate noise level below 3 e^−^ rms. Also, the theoretical fano-limit energy resolution with read noise of 8.51 e^−^ rms at 5.9 keV is 131.2 eV, as opposed to 171 eV obtained in our experiment. This shows that there are unknown factors for improvements in design for obtaining higher energy resolution.

6. Conclusions {#sec6-sensors-18-01789}
==============

[Table 1](#sensors-18-01789-t001){ref-type="table"} summarizes the performance of the designed chip. The proposed SOIPIX-PDD uses a multi-well structure under the SOI for fast and high charge collection efficiency. The designed prototype chip achieved a very low dark current of 44.8 pA/cm^2^ at −30 °C. With a very low detector node capacitance and in-pixel gain selection configuration, a very high charge-to-voltage gain of 52 µV/e^−^ and 187 µV/e^−^ has been achieved. High-gain and low-gain settings in conjunction were used for the detection of a wide dynamic range of X-ray signals. The improved noise performance is demonstrated using the dual gain CSA pixel. A noise level (8.5 e^−^ rms) below the required target level for X-ray astronomy has been achieved. The energy resolution of 2.89% (171 eV FWHM) at the Mn-K~α~ (5.9 keV) line of ^55^Fe with the high-gain setting has been realized. Also, we are able to successfully detect X-ray energy using ^241^Am radioisotope with very good energy resolution of 1.67% (234 eV FWHM) at 13.95 keV.

With our continuous effort in the design of XRPIX series to improve the energy resolution, readout noise, and other electrical and spectroscopic performance aspects, we believe that the SOI-based monolithic event-driven pixel detector is a viable candidate for next-generation X-ray detectors in future astronomical missions. In our next design, we will modify SOIPIX-PDD to have small node capacitance to reduce the noise. Also, the implementation of on-chip ADC for high speed readout and low noise is possible for high event count rate. Evaluation of radiation hardness and its improvement in future designs are some of the design considerations for our next generation SOIPIX-PDD X-ray detector.

We acknowledge the valuable advice and great work by the personnel of LAPIS Semiconductor Co., Ltd. This study was also supported by the VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc., and Mentor Graphics, Inc.

S.K., T.G.T., I.K., N.T., and Y.A. proposed the device concept and provided the overall guidance of the project. S.S., S.K., H.K., S.N., K.Y., K.K., A.T., and T.G.T. designed the detector. S.S. and S.K. designed overall circuit and layout for the chip. Also, S.S., H.K., S.N., A.T., and T.G.T. measured the chip. S.S. and S.K. drafted the manuscript and final revision was approved by all the authors.

This study was supported by the Japan Society for the Promotion of Science (JSPS) KAKENHI Grant-in-Aid for Scientific Research on Innovative Areas 25109002 (Y.A.), 25109003 (S.K.), 25109004 (T.G.T.) and Grant-in-Aid for Young Scientists (B) 15K17648 (A.T.).

The authors declare no conflicts of interest.

![Proposed SOIPIX-PDD with multi-well structure under SOI and its layout. SOIPIX-PDD uses a 0.2 μm low-leakage fully-depleted SOI CMOS process. BNW1, BNW2, and BNW3 are buried n-wells with different doping concentrations. BPW1 is the buried p-well underneath the circuit pinned to a fixed negative voltage. BOX is the thick buried oxide insulting layer.](sensors-18-01789-g001){#sensors-18-01789-f001}

![Horizontal potential profile simulations. (**a**) Simulated potential profiles of SOIPIX-PDD along X~2~-X~2′~ and X~1~-X~1′~ horizontal cross sections in absence of BNW2 and BPW2. (**b**) Simulated potential profiles of SOIPIX-PDD along X~2~-X~2′~ and X~1~-X~1′~ horizontal cross sections with multiple wells.](sensors-18-01789-g002){#sensors-18-01789-f002}

![3D potential profile simulation of the SOIPIX-PDD with 40 μm pixel pitch. The blue line shows that an expected generated charge will be collected at charge detector node.](sensors-18-01789-g003){#sensors-18-01789-f003}

![Equipotential plot. (**a**) Electron and hole path for Z = 0--200 μm. (**b**) Electron and hole path for Z = 0--10 μm. Electrons are randomly placed at (1, 1, 190), (18, 18, 195), (24, 18, 20), (25, 25, 190), (30, 30, 190) and a hole is placed at (12, 18, 5).](sensors-18-01789-g004){#sensors-18-01789-f004}

![Dual-gain CSA pixel circuit. CSA is an in-pixel charge-sensitive amplifier. RT is the reset transistor. C~1~ = 0.5 fF and C~2~ = 1.5 fF are two feedback capacitors. C~SH~ and C~SL~ are sampling capacitors for high and low gain, respectively. SF1 and SF2 are source followers. SEL is a selector switch to choose one of the outputs for readout.](sensors-18-01789-g005){#sensors-18-01789-f005}

![(**a**) Internal amplifier (cascode common-source amplifier). (**b**) Gain characteristics with output voltage. Operating range (gain \> 40 dB) is 0.7 V to 2.8 V.](sensors-18-01789-g006){#sensors-18-01789-f006}

![Low- and high-gain configurations. (**a**) Φ~G~ = 0, high-gain setting. Total feedback capacitor is 0.5 fF (C~FB~ = C~1~) (**b**) Φ~G~ = 1, low-gain setting. Total feedback capacitor is 2 fF (C~FB~ = C~1~ + C~2~).](sensors-18-01789-g007){#sensors-18-01789-f007}

![Charge injection from a reset transistor. The reset voltage on the reset transistor changes from *V~L_RST~* to *V~DD~*. ∆Q is the amount of charge injection after the reset switch is turned OFF.](sensors-18-01789-g008){#sensors-18-01789-f008}

![Pixel timing diagram. RT is the reset pulse. V~X~ is the voltage at CSA output node. $\mathsf{\Phi}_{G}$ and $\overline{\mathsf{\Phi}_{G}}$ are gain selection switches. $\mathsf{\Phi}_{SL}$ and $\mathsf{\Phi}_{SH}$ are sampling switches for low and high gain, respectively.](sensors-18-01789-g009){#sensors-18-01789-f009}

![Sensor architecture. R0--R3 are row selectors, C0--C3 are column selectors, V~COM~ and V~C~ are common mode voltages of the column amplifier and output buffer, respectively.](sensors-18-01789-g010){#sensors-18-01789-f010}

![Equivalent noise model of CSA SOIPIX-PDD circuit. (**a**) Circuit with noise sources from BPW1, internal amplifier, VBB, and power line. (**b**) Simplified small signal noise model of pixel circuit. C~BPW~ is the capacitance due to BPW1, C~D~ is the detector capacitance, C~i~ is the input capacitance of the internal amplifier, C~S~ is the sampling capacitor for low or high output from the amplifier.](sensors-18-01789-g011){#sensors-18-01789-f011}

![System-noise reduction. P~1~(1), P~1~(2), and P~1~(N) are hypothetical pixels with dominant system-noise in pixel 1, 2, and N, respectively, for frame 1. $\overline{P_{1}\left( {2-N} \right)}$ is the average of pixels from 2 to N. Y~1~(1) is the final pixel with reduced noise.](sensors-18-01789-g012){#sensors-18-01789-f012}

![Chip micrograph of the design prototype SOIPIX-PDD detector. PGA---programmable gain column amplifier. S&H---sample and hold circuits. UGA---unity gain output amplifier.](sensors-18-01789-g013){#sensors-18-01789-f013}

![Linearity plot for low- and high-gain settings. The light intensity with different illuminance value (LUX) is changed to characterize the pixel output response for two C~FB~ (0.5 fF and 2 fF) configurations.](sensors-18-01789-g014){#sensors-18-01789-f014}

![Photon transfer curve. (**a**) Low-gain setting, low conversion gain is 52 µV/e^−^ and (**b**) high-gain setting, high conversion gain is 187 µV/e.](sensors-18-01789-g015){#sensors-18-01789-f015}

![Temperature dependence of detector dark current. The average dark current from the proposed SOIPIX-PDD is compared with a conventional SOIPIX.](sensors-18-01789-g016){#sensors-18-01789-f016}

![^55^Fe spectrum with a single X-ray event at 16 × 6 pixels using low-gain. (**a**) Spectrum of ^55^Fe before system-noise reduction and (**b**) spectrum of ^55^Fe after system-noise reduction. One bin = 3 ADU. Spectrum is fitted with a Gaussian distribution at the Mn-K~α~ (5.9 keV) line.](sensors-18-01789-g017){#sensors-18-01789-f017}

![(**a**) Conversion gain for the low-gain setting estimated using ^55^Fe in the 16 × 6 pixel array. (**b**) Gain correction factor for 16 × 6 pixels. The average conversion gain is 52.4 μV/e^−^.](sensors-18-01789-g018){#sensors-18-01789-f018}

![^55^Fe spectrum after noise reduction and gain correction at low-gain setting. One bin = 3 ADU. Spectrum is fitted with a Gaussian distribution at the Mn-K~α~ (5.9 keV) line. Energy resolution is 3.02% (178 eV FWHM) at the Mn-K~α~ line.](sensors-18-01789-g019){#sensors-18-01789-f019}

![^55^Fe spectrum with a single X-ray event at 16 × 6 pixels at high-gain setting. One bin = 5 ADU. Spectrum is fitted with a Gaussian distribution at the Mn-K~α~ (5.9 keV) line.](sensors-18-01789-g020){#sensors-18-01789-f020}

![^241^Am spectrum with a single X-ray event at 16 × 6 pixels using low-gain after noise reduction and gain correction. One bin = 3 ADU. Spectrum is fitted with a Gaussian distribution at 13.95 keV. The energy resolution is 1.67% (234 eV FWHM) at 13.95 keV.](sensors-18-01789-g021){#sensors-18-01789-f021}

![Calibration of the X-ray energy with the signal output. Energy peaks obtained from ^241^Am low-gain setting and ^55^Fe for low- and high-gain settings are fitted with the extrapolated linear line.](sensors-18-01789-g022){#sensors-18-01789-f022}

![Noise at the pedestal peak of ^55^Fe spectra. (**a**) Noise for low-gain setting before and after system-noise reduction. (**b**) Noise for high-gain setting before and after system-noise reduction. The RMS noise after system-noise reduction is 11.7 e^−^ rms for low-gain and 8.51 e^−^ rms for high-gain.](sensors-18-01789-g023){#sensors-18-01789-f023}

![Comparison of noise in the pedestal spectra of ^55^Fe with the noise from our prior work. Input-referred RMS noises are 8.51 e^−^ rms and 11.7 e^−^ rms at low- and high-gain, respectively.](sensors-18-01789-g024){#sensors-18-01789-f024}

sensors-18-01789-t001_Table 1

###### 

Performance Summary of Dual Gain CSA SOIPIX-PDD.

  Parameter               Value
  ----------------------- ----------------------------------------------------
  Process technology      0.2 μm FD-SOI CMOS
  Supply voltage          3.3 V, 1.8 V (Analog), 1.8 V (Digital)
  BPW pinned voltage      −3.2 V
  Back-gate voltage       −60 V
  Chip size               2.9 mm × 2.9 mm
  Pixel array             16 × 16 (16 × 6 effective array)
  Pixel size              40 μm × 40 μm
  Substrate thickness     200 μm
  Substrate resistivity   \>25 kΩcm
  Wafer type              Floating zone, p-type (fz-p)
  Conversion gain         52 μV/e^−^, 187 μV/e^−^
  Dark current density    44.8 pA/cm^2^ at −30 °C
  Noise ^a^               8.5 e^−^ rms (High-gain), 11.7 e^−^ rms (Low-gain)
  Energy resolution ^b^   ^241^Am: 1.67% (234 eV FWHM) at 13.95 keV
                          ^55^Fe: 2.89% (171 eV FWHM) at 5.9 keV

^a^ Noise after system-noise reduction and gain correction at pedestal peak of ^55^Fe, ^b^ Energy resolution with low-gain setting for ^241^Am, high-gain setting for ^55^Fe.
